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Abstract. Neuromorphic electronic devices have recently been a candidate for new computing
architecture associated with innovative nanotechnologies. A report of the characterization of
Nanoparticle organic memory transistor (NOMFET) introduced a similar behavior to a biological
spiking synapse in neural networks. In this paper, a refinement model based on the extracted pa-
rameters including a hybrid NOMFET/CMOS neuromorphic computing circuit and architecture
of synapse to neuron interface by characterizing transistor – memory and the temporal dynamic
function is presented. A compact EKV model refinement serves as a link between nanotechnology
process and circuit design for novel CMOS devices.
Keywords: dynamics, hybrid integrated circuit, modeling, nanotechnology, neural networks,
synapse-like nanodevices, EKV model.
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I. INTRODUCTION
Neuromorphic electronics appears as a promising computing architecture to replace the
traditional Von Neumann architecture. The spiking neural network (SNN) is a network model,
which uses relative spike timing for information coding, inspires from how the brain works, to
c©2018 Vietnam Academy of Science and Technology
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allow fast and efficient information processing for complex tasks, such as recognition or classi-
fication, involving a new class of nanodevices – synapse transistor [1]. A nanoparticle organic
memory field-effect transistor (NOMFET) made of pentacene and gold nanoparticles deposited
in the gate channel was demonstrated to act as an organic memory-transistor device [2]. Its most
interesting behavior – emulation of biological spiking synapse- is due to charge storage in the
nanoparticles [3]. It can be programmed to work as a facilitating or depressing synapse, and ex-
hibits short-term plasticity (STP) for dynamical processing of spikes. The physical mechanism of
NOMFET has been reported in [3, 4].
A simple functional model based on a few physical equations and a number of experimental
parameters has already been developed, simulating the dynamic charge and discharge behavior of
the NOMFET as a spiking synaptic device [4]. It was the first model that could be used to simu-
late hybrid neuromorphic circuits using NOMFET as synapses and CMOS as neurons. However,
it was restricted to a single device bias configuration and did not include transistor field effect
modeling. In this paper, we propose a full compact model for the NOMFET, modeling both its
charge-discharge dynamic and the transistor field effect based on the EKV compact and fast tran-
sistor model, which was already successfully used to simulate some Fet-Nano devices [4, 5]. The
nanoparticles charge dynamic is introduced by modulating the transistor threshold voltage with
the nanoparticles charge. The model is fitted with both transistor experimental characterizations
and temporal synaptic-like dynamic characterizations.
After a brief description of the device physics and experimental characterizations in a first
part, we present the model building and refinement, followed by the presentation of the fitted
results which compare the model with the experimental data.
II. EXPERIMENTAL MEASUREMENTS
The NOMFET described in Fig. 1 composed of three terminals as a conventional metal-
oxide-semiconductor field-effect transistor [4]. It is fabricated by using a bottom-gate electrode
configuration, where the p+ -highly doped silicon gate is covered with 200 nm thick of silicon
dioxide (SiO2) by dry thermal oxidation. The gate is fabricated by E-beam lithography Ti/Au
(thickness 2/18 nm). A 60nm SiO2 thin film is deposited by PECVD. The source (S) and drain (D)
terminals are Ti/Au (20/180 nm) electrodes with inter-electrode gap in the range of 5 µm. Gold
nanoparticles (NPs, diameters of 10 nm) are immobilized on the surface of the inter-electrode gap
by surface chemistry before pentacene deposition (20 nm). The pentacene is a p-type organic
semiconductor. The conduction between the drain and the source is modulated by charging and
discharging the holes in channel, which is created in the thin film at the interface with SiO2. By
modulating the conductivity of its channel through the charging of nano-particles embedded into
the organic semi-conducting channel, the NOMFET is behaving like a memristive device [1]. In
pulse regime, it exhibits many behaviors of a dynamic synapse such as potentiation and depres-
sion [6, 7] and, also showing a cumulative effect.
In previous experiments [2,3], the gate and drain were connected together forming a dipole
with voltage applied cross. For the new technological devices, the gate and drain are separated. A
voltage is applied on the gate forming an electric field perpendicular to the channel. This allows
having a better distribution of the NP charging effect when compared to the previous horizontal
field across the channel. By applying a series of pulses on the gate, the gold nanoparticles are
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charged holes to the interface between the pentacene and the SiO2. And we measure the current
between the drain and the source.
Two types of characterizations were conducted in the following: transistor characterization
IDS = f (VDS) and IDS = f (VGS) when nanoparticles are fully charged and fully discharged, and
temporal charge dynamic IDS = f (t) for various initial charging state of the device.
For transistor characterization, we studied the influence of the gate voltage on the channel
current after writing or erasing, we applied a -30V voltage during 30s on the gate electrode for
writing and of 30 V during 30 s for erasing while the source and drain electrodes were grounded.
The IDS current was then measured as a function of gate voltage VGS, which is swiped from 0→
−30 V and 0→ 30 V. The experimental measurement is shown in dots curves in Fig. 7. For the
measurement IDS = f (VDS), we applied a −30 V voltage during 30 s on the gate for a write and
30 V voltage during 30 s for a erase, going measurement the current IDS for a swiped voltage
0→−30 V on the drain while the gate is applied −30 V.
For the temporal charge dynamic, we measured the evolution of the device current as a
function of time, by applying a voltage pulse on the gate with the drain-source voltage is VDS =
−15 V for measuring the current of charge and discharge after each applied pulse and also −15 V
on the gate.
Fig. 1. Schematic of the physical structure of the NOMFET transistor and our
experimental setup [3].
In our experiment, the organic pentacene is a p-type semiconductor, when a negative voltage
is applied on the gate the holes formed from drain to source are trapped by the gold nanoparticles,
resulting in a charging current that flows from source to drain. When the gate voltage becomes
null or positive, the holes are removed from the gold nanoparticles and the device is discharged.
III. EKV MODEL
In MOSFET, with the aggressive downscaling of CMOS technologies, it is required a model
which is enabled for the design and the optimization of new low-power and low-voltage analog and
RF circuit where most transistor were operating in the weak and moderate inversion regime [8].
For an accurate implicit formulation of the current, the characteristics of MOSFETs is exploited by
MOS modelling [9], and an analytical EKV MOS transistor model [10]. The EKV MOS transistor
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model introduced a powerful concept of inversion factor as the main transistor design parameter
showing a capability to design and sizing new circuits.
III.1. EKV based model
We use the compact EKV model [11], in which the current IDS through the transistor repre-
sents the difference between two current components: the forward current component I f or, which
depends on the source voltage VS (Eq. (2)) and the reverse current component Irev, which depends
on the drain voltage VD (Eq. (3)). This model allows a simple compact equation describing a be-
havior that changes smoothly from an exponential relationship towards a smooth saturation. The
model uses several parameters: the off current Io f f , the slope factor n, the threshold voltage VT 0,
the linear/quadratic θ and the overall scale IS (Fig. 2).
The current IDS between two terminals is expressed by the following equation:
IDS = IS
I f or− Irev
1+θVp
+ Io f f , (1)
where:














With the thermal voltage Vt = kB.T/e (kB is the Boltzmann constant, T is the ambient
temperature, e is the elementary charge).
Fig. 2. EKV model.
The pinch-off voltage VP is defined as the channel voltage for which the inversion charge
becomes zero under strong inversion assumption, and is calculated a linear function of the gate
voltage VG [12], the threshold voltage VT 0, and the slope factor n [5]. For NOMFET, the charge
stored in the NPs induce a shift in the threshold voltage [13], which is estimated by the number
of charge holes in gold NPs q and the oxide capacitance Cox, hence the pinch-off voltage Vp is
calculated by:
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In a first time, the charge of nanoparticles is estimated with a simple first-order charge
equation depending on the charge relaxation time constant τC, the residual charge q0 at VG = 0,
and the capacitance of gold nanoparticle CNP, given by:
q = (q−q0 +CNPVNP)e−
dt
τC +q0−CNPVNP (5)
The charging voltage VNP for the gold nanoparticle is estimated by the voltage difference
between the gate and the voltage at the center of the channel as following
VNP =VG− VS +VD2 (6)
(a)
(b)
Fig. 3. The influence of Ioff on the fitting: (a) without S; (b) with S.
In first simulation, we have characterized the NOMFET transistor by the current between
drain and source in function of gate voltage after a write of −30 V and a read of +30 V as show
the solid curves in Fig. 3 (a). These curves of model are not in agreement with the experimental
results (dotted curves) in the positive voltage part. When VGS < Vt the MOSFET is in the off-
state, however, an undesirable leakage current can flow between the drain and the source called
the subthreshold current. This is the main contributor to the MOSFET off-state current Io f f . The
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subthreshold current is proportional to exp(q(Vgs−Vt)/ηkT ). At room temperature, the function
exp(q.Vgs/kT ) changes by 10 for every 60 mV change in Vgs. Using subthreshold swing S =
η .60 mV T300 K and Io f f is measured at Vgs = 0 and Vds =Vdd , therefore the off current modulation
can be modeled by 10−
Vt
S [14].
The experimental data show that Io f f is modulated by the threshold voltage and hence the
NPs charge. It is caused by the influence of Io f f for which the current is not the same after a
negative voltage of write and read of transistor-memory. For this solution, we use the S parameter
to permit separate the current in the saturated situation as shown in Fig 3 (b), there is a good
agreement between two curves from the model and the measured data.
III.2. Refinement fitting of temporal dynamic of NOMFET
In the following, we focus on the dynamic, temporal, behavior of the EKV model. The first
simulation of the EKV model showing the simple first-order charge equation for NPs did not fit
very well with experimental curves as can be seen in Fig. 4. Two problems can be observed:
1. We see a shift between the model and experiments in the NP charging behavior,
2. The NP discharging behavior is not modeled at all,
Fig. 4. Charging characterization of NOMFET.
Our hypothesis is that the NOMFET actually includes a network of many gold nanoparticles
in its channel with a variety of time constants while our very simple model only consider first order
time constant. The solution which were proposed to refine our model is to introduce a second order
time constant q2 in our model as described in equations (7)-(9):
q1 = (q1−q0 +CNP1VNP)e−(dt/τC1)+q0−CNP1VNP, (7)
q2 = (q2−q0 +CNP2VNP)e−(dt/τC2)+q0−CNP2VNP. (8)
The charge final total is:
q = q1 +q2. (9)
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The introduction of this second time constant improves the modelling of the charge behavior
but does not improve the one of the discharge. As shown in Fig. 4, when IDS return 0 after VGS has
been set to zero of positive voltage (solid curve), it does not exhibit the characteristic discharge
behavior shown in the experimental data (dots curve).
III.3. Discharge modeling
Figure 5 shows a simplified equivalent circuit for the NOMFET. With a negative voltage
applied on the gate, the gold nanoparticles are charged as capacitors. When the voltage on the
gate is zero or positive, NPs are discharged through the drain. In order to model the discharge




after the charge processing with two charge constants Cq1, Cq2 hence the current








Fig. 5. The gold nanoparticle is like a capacitor.
Fig. 6. Characterization of temporal function of NOMFET by EKV.
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Finally, by using this refinement, we obtain a good fitting of temporal dynamic for NOM-
FET device with experimental data as can be seen in Fig. 6.
IV. RESULTS AND DISCUSSION
The iterative calculation of EKV model is programmed in Python language, which uses
the least-square function and several useful libraries for fitting. The order of magnitude and the
physical and/or mathematical constraints are specified for each variable. The initial values of the
variables for the fitting are chosen in agreement with their order of magnitude, which can also be
used to add additional boundaries to improve the convergence of the fitting.
Fig. 7. The current IDS in function of VG: a) after erasing at V =−50 V, b) after writing
at V =+50 V.
Fig. 8. Current IDS as a function of time for charge and discharge steps: a) VG =−20 V;
b) VG =−30 V; c) VG =−40 V.
Here, by using the global fitting, the EKV model integrates both two characterizations of
memory-transistor and temporal dynamic of NOMFET with a series of applied voltage in the same
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time. The first results shown in Fig. 7 are obtained by measuring the current IDS as a function of
the voltage applied on the gate VG. Two sets of measurements are plotted: a) after a voltage of
−50 V has been applied for erasing and b) after writing at V =+50 V for a read on the gate during
30 s. We swept the gate voltage from −40 V to +40 V. We observe a behavior that confirms the
p-type semiconductor of our device: the current is increases with negative voltages, and is constant
for positive voltages, we see good agreement between our model and the measurements.
The second result shown on Fig. 8 is simulated by using the same parameter of charge. We
succeeded to fit 3 dynamic curves of the current for the charge and the discharge with increased
negative voltages applied at the gate −20 V, −30 V, −40 V. The result shows a good agreement of
our model with the dynamic behavior of the NOMFET for both the charge and discharge behaviors.
Table 1. Variable parameters of charge.
Symbol Quantity Transistor/temporal dynamic
tc1 Time constant 8.97 s
tc2 Time constant 0.54 s
cNp1 Charge constant 3.37-11 F
cNp2 Charge constant 7.75-11 F
COX Capacitor of oxide 7.01-10 F/m
Table 2. Variable parameters of EKV model.
Symbol Quantity Transistor Temporal dynamic
is Time constant −5.24−9 A −5.77−11A
vt0 Time constant −18 ·86 V −2.03 V
n Charge constant 94.39 54.89
theta Charge constant −3.72 −0.15
iOff Current in off- state −6.76−8 A 5.01−11 A
S Subthreshold swing 6.29 6.29
Finally, our fitting parameters can be divided in two parameter groups, the parameters for
charge, in Table 1, which are kept for all characterization of NOMFET and the parameters of
transistor EKV model, in Table 2, which are chosen for each characterization.
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V. CONCLUSION
In this paper, we have developed the EKV model, a model which is based on fundamental
physical considerations and relation between the current, charges and the voltage for the NOM-
FET. The EKV model requires a small number of parameters, simplifies implementation, hierar-
chical structure for characterization of NOMFET in both memory-transistor and temporal dynamic
for a nano-device. By using the same parameters of charge, the fitting function can be reproduced
for many experimental results, the techniques can be useful to study other memristive nanodevices
and can show a good exploitation for application.
We have developed the EKV model refinement based parameters to specific, values; this
allows an approach in the design of new circuits for bio-inspired devices. Modelling the NOM-
FET using a MOSFET model such as the EKV model provides a fair physical understanding of
the device. The model is simple and compact enough to be used for the modelling of circuit ar-
chitectures and most notably spiking neuromorphic circuit for which the modelling of dynamic
properties is very important.
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